
FIGURE 1



52 VDD

50

50

54 PFETS

70 VTT = 1.1 ± 0.1 voll

80


68 R 7 = 20-30 R


70 PAD

68 R 7 = 20-30 R


70 NFETS

70 NFETS







-16URE




SELECTABLE OP RESISTORS TO BE USE WITH PADXFER METAL (LM) TOTAL RESISTENT MATCHING UP TO 3 OHMS.

ٯ







Description:

ZNBSR


LT


Non-inverting bidirectional driver/receiver that interfaces 1.8V internal functions with 1.1V enhanced GTL+ off-chip bidirectional data bus. The driver 1.8V supply. The driver 1.8V off-chip termination of 45 ohm to 1.1V (V_{TT}) at each end of the bus (double termination). The receiver 1.8× external reference $V_{TP}(V_{TT}^*2/3)$.

A0	Driver data0 input
A1	Driver data1 input
AN0	Driver data0 input
AN1	Driver data1 input
SA	Driver data select input
DI	Driver inhibit input (DI in)
TS	In-Phase Driver three-state control
TSN	Out-Phase Driver three-state control
PVTP[8:0]	PMOS edge rate control bus input
PVTN[8:0]	NMOS impedance control bus input
RE	Reference enable
RI	Receiver inhibit input (RI in)
VREF	(Vtt*2/3) input signal
PAD	In-Phase Driver output/receiver input
PADN	Out-Phase Driver output/receiver input
ZDI	Driver inhibit output (DI out)
ZRI	Receiver inhibit output (RI out)
Z	In-Phase Receiver output
ZN	Out-Phase Receiver output
ZA	Data0 test output (A0 or A1 out)
ZAN	DataN0 test output (AN0 or AN1 out)
ZBSR	PAD test output (PAD out)

PADN test output (PADN out)

Leakage test input





Input	s						Output	s
A0	A1	SA	TS	DI	PVTP	PVTN	PAD	Comments
	+	+	0	+	-	•	Hi-Z ¹	High impedance mode
	+	+	+	0	+		Hi-Z ¹	High impedance mode
	-		+	<u> </u>	02	0 ²	Hi-Z ¹	PVT Test mode
0	+	0	+	+	+	0 ²	Hi-Z¹	PVT Test mode
	+	10	+	+	0 ²	-	Hi-Z ¹	PVT Test mode
0	-├-	10	1	1-	 	>0	03	PVT Test mode ³
4	- -	10	 	+	>0		13	PVT Test mode ³
-		0	+	+;-	>0	>0	03	Functional, A0 data mode
0	 	0	+;-	+;-	1	1	03	Functional, 10 Ohms @ BC
0	+	10	+;-	1	4	4	03	Functional, 10 Ohms @ NOM
0	+	10	+	+	8	8	03	Functional, 10 Ohms @ WC
<u> </u>	+	10	+;-	1	>0	>0	13	Functional, A0 data mode
<u>'</u>	- -	+ -	+	1 1	>0	>0	A1	Functional, A1 data mode

9.C.

- 1. PAD is at "V_{TT}" when connected to off-chip terminator.
- 2. When PVT= 0 all PVT bits go to vss and are off.
- 3. PAD Logical "1" = Vtt = 1.1V, Logical "0" = 0.4v or less

Notes: A. Vdd=1.8(+/- 0.1)V, Vtt = 1.1(+/- 0.02)V

- B. During module external I/O test and system mode, driver output pullup is made by the external 22.5 ohm resistor to Vtt.
- C. NDR will be based on driver terminated off-chip.
- D. A0, A1, AN0, and AN1 are independent from each other
- E. Entries in columns PVTP, PVTN represent number of lines held at logic "1" state. For testing the Impedence Controller forces PVTP and PVTN to 4 (i.e. PVTP[8:0]=PVTN[8:0]=[000011110] for all supply voltage levels.

Inputs	3						Output	
AN0	AN1	SA	TSN	DI	PVTP	PVTN	PADN	
	-	+	0	+		7 7 111		Comments
	 	 	+	 	ļ <u>.</u>	·	Hi-Z ¹	High impedance mode
	 	<u>├</u>	 -	0		·	Hi-Z¹	High impedance mode
0	 	 -	ļ <u>.</u>	ļ	0 ²	0 ²	Hi-Z ¹	PVT Test mode
-	 	0	<u> </u>	<u> - </u>		0 ²	Hi-Z ¹	PVT Test mode
	ļ	0	<u> </u>	·	02	-	Hi-Z ¹	PVT Test mode
.0	-	0	1	1		>0	03	PVT Test mode ³
1	-	0	1	1	>0		13	0.47
0		0	1 1	 	 			PVT Test mode ³
0		0	 	 	>0	>0	03	Functional, A0 data mode
0			 	<u> </u>	1 1 1	_1	03	Functional, 10 Ohms @ BC
0	<u> </u>	0	<u> </u>	1	4	4	0^3	Functional, 10 Ohms @ NOM
<u>-</u>		0	1	1	8	8	03	Functional, 10 Ohms @ WC
<u>'</u>		0	1	1	>0	>0	13	Functional, A0 data mode
		1	1	1	>0	>0	A1	Functional, A1 data mode

- ^{1.} PAD is at " V_{TT} " when connected to off-chip terminator.
 ^{2.} When PVT= 0 all PVT bits go to vss and are off.
- 3. PAD Logical "1" = Vtt = 1.1V, Logical "0" = 0.4v or less


Notes: A. Vdd=1.8(+/- 0.1)V, Vtt = 1.1(+/- 0.02)V

- B. During module external I/O test and system mode, driver output pullup is made by the external 22.5 ohm resistor to Vtt.
- C. NDR will be based on driver terminated off-chip.
- D. A0, A1, AN0, and AN1 are independent from each other
- E. Entries in columns PVTP, PVTN represent number of lines held at logic "1" state. For testing the Impedence Controller forces PVTP and PVTN to 4 (i.e. PVTP[8:0]=PVTN[8:0]=[000011110] for all supply voltage levels.

F18528 14			
		٠	

			load on	outputs).	
Driver Pro	Driver Propagation Delays	/s (no	1 5	ent + slope (Detd)	
		·	Delay (IIS) - IIICE		1 4 021
Path			$V_{\rm dd} = 1.7^2 V$	$V_{dd} = 1.8V$ $V_{tt} = 1.13V$	$V_{tt} = 1.12V$
(Input	Derformance		V _{tt} = 1.00 C	T = 60.C	$T_j = 25^{\circ}C$ Process = Fast
	level	Parameter	Process = Slow	F10cess = 11cm	
Output		•	0 7 6 7	.0 × 8	0.8 ns
		НТН	51X		0 0
A0-PAD	4	-	1.0 NS	1,0MS	0.00
		PH.		1,000	0.8
9		Į H	1, 2 ns	2502	
ANO-	Α	•	10 %	.0 xx	0 %
		PHL			

1. D_{std} is the number of standard loads.
2. Voltage at the package pin.
3. Design is optimized for Vtt=1.1v can be used for Vtt=1.0v to 1.2v.



GND!

FIGURE 15